A simple reconfigurable microprocessor in a 36 macrocell CPLD

Simple item page
dc.contributor.authorWijesinghe, W.A.S.^iDepartment of Electronics, Faculty of Applied Sciences, Wayamba University of Sri Lanka^pMakandura
dc.contributor.authorJayananda, M.K.^iCentre for Instrument Development, Department of Physics, Faculty of Science, University of Colombo^pColombo
dc.contributor.authorSonnadara, D.U.J.^iCentre for Instrument Development, Department of Physics, Faculty of Science, University of Colombo^pColombo
dc.date.accessioned2026-07-09T15:41:12Z
dc.date.issued2011
dc.identifier.citationJournal of the National Science Foundation of Sri Lanka, 39(3):p.261-266
dc.identifier.urihttp://vidya.nsf.gov.lk:8080/pdfs/JNSF-39(3)/JNSF39_3_261.pdf
dc.identifier.urihttps://viduketha.nsf.gov.lk/handle/123456789/715
dc.language.isoEnglish
dc.publisherNSF:Colombo
dc.subjectInformation Communication Technology
dc.subjectData acquisition
dc.subjectComplex programmable logic device (CPLD)
dc.subjectField programmable gate arrays (EPGA)
dc.subjectMicrocontrollers
dc.subjectReconfigurable computing
dc.subjectHardware description language
dc.subjectVHDL
dc.titleA simple reconfigurable microprocessor in a 36 macrocell CPLD
dc.typeArticle

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
JNSF39_3_261.pdf
Size:
94.12 KB
Format:
Adobe Portable Document Format
Download

License bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
license.txt
Size:
0 B
Format:
Plain Text
Description:
Download

Collections

Journal of the National Science Foundation of Sri Lanka (JNSF)

Copyright © National Science Foundation, Sri Lanka

Solution and developed by the NSLRC of National Science Foundation, Sri Lanka